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Quantum dots in Si/SiGe 2DEGs with Schottky top-gated leads
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We report on the fabrication and characterization of quantum dot devices in a Schottky-gated
silicon/silicon-germanium two-dimensional electron gas (2DEG). The dots are confined laterally
inside an etch-defined channel, while their potential is modulated by an etch-defined 2DEG gate in
the plane of the dot. For the first time in this material, Schottky top gates are used to define and
tune the tunnel barriers of the dot. The leakage current from the gates is reduced by minimizing
their active area. Further suppression of the leakage is achieved by increasing the etch depth of the
channel. The top gates are used to put the dot into the Coulomb blockade regime, and conductance
oscillations are observed as the voltage on the side gate is varied.
PACS numbers: 73.23.Hk
A new generation of high quality, high mobility
silicon/silicon-germanium quantum well devices has re-
cently emerged to meet the needs of nascent technolo-
gies like quantum computing and spintronics. In the
near future, it is possible that silicon will form the basis
for many of the same nano-scale devices previously con-
structed from III-V materials. Indeed, silicon has some
advantages over other materials in the context of quan-
tum information processing due to long spin lifetimes as-
sociated with low spin-orbit coupling.1,2,3,4,5,6 Quantum
computing architectures have been proposed, requiring
not only the unprecedented control of individual few-
electron quantum dots, but also the fine-tuning of cou-
plings to neighboring dots.7,8,9,10,11
To meet these needs, an expanding fabrication toolbox
has been developed for silicon/silicon-germanium quan-
tum well devices. Etch-defined quantum dots have been
fabricated in Si/SiGe quantum wells12 and bulk SiGe13,14
using lateral side gates in the plane of the dot. These lat-
eral gates can successfully modulate the potential of the
dot. However, the etching procedure induces a depletion
zone around the etch boundary which limits the control of
the tunnel barriers15 due to the weak capacitive coupling
of the side gates. Metal side gates can be used to reduce
the distance between the dot and the gates,16 thereby
improving the coupling. Nevertheless, depletion zones
cannot be avoided. Since exquisite control of the tunnel
barriers between dots and leads (or additional dots) is a
prerequisite for quantum computing, quantum dot tun-
nel barriers are unlikely to rely on side gates for their
tuning.
In gallium arsenide quantum dots, a level of control
consistent with quantum computing has been achieved
using Schottky top gates.17 In this technique, metal
gates are patterned directly above the quantum well het-
erostructure, providing a strong and proximal capaci-
tive coupling. Current flow between the top gates and
the underlying two-dimensional electron gas (2DEG) is
prevented by the Schottky barrier, which depletes car-
riers in the vicinity of the electrodes. Similar schemes
have been explored in the context of silicon heterostruc-
tures, culminating in the demonstration of quantum
point contacts.18,19,20,21 However, silicon Schottky barri-
ers have proven leaky,22 with current paths possibly fol-
lowing lattice dislocations, arising from state-of-the-art
strain relaxation techniques in Si/SiGe heterostructures.
The leakage problem, which forms the greatest obstacle
for silicon quantum devices, is still poorly understood. In
short, Schottky top-gated quantum dots have not been
attained in modulation-doped silicon/silicon-germanium
2DEGs. Their demonstration forms an important mile-
stone.
Here, we demonstrate two hybrid quantum dot devices
that employ both etching and top-gate fabrication tech-
niques. In particular, we show that tunnel junctions can
be formed and tuned using Schottky top gates. An addi-
tional degree of control is provided by a back gate, which
enables the density of the 2DEG to be varied. Leakage
is minimized in this geometry due to the small size of
the top gates, whose active area is less than 0.2 µm2.
Additional suppression of leakage is observed in devices
with deeper channel etches. We hypothesize that ultra
small gates reduce the overlap of electrodes with localized
leakage paths.
The devices are patterned in a Si/SiGe heterostruc-
ture grown by ultrahigh vacuum chemical vapor deposi-
tion. The two-dimensional electron gas sits at the top
of a 80 A˚ strained silicon layer capped with 140 A˚ of
Si0.7Ge0.3, 140 A˚ of P-doped Si0.7Ge0.3, and 35 A˚ of Si.
The strained silicon is grown on a relaxed Si0.7Ge0.3 vir-
tual substrate obtained by grading from 0% to 30% Ge
over several microns.23 Strained silicon is necessary to
achieve the correct band offsets for quantum confinement
relative to the surrounding (relaxed) SiGe.24 The electron
density of the 2DEG is measured to be 4×1011 cm−2 with
a mobility of 40, 000 cm2/Vs at 2 K. Ohmic contacts are
made to the 2DEG by Au/Sb evaporation and subse-
quent 400◦ C anneal. Gold is sputtered onto the entire
back of the sample to form a back gate.
A 4 µm long, 800 nm wide channel is defined in the
heterostructure by e-beam lithography and CF4 reactive
ion etch (Fig. 1). The etch depths are 55 and 85 nm
2FIG. 1: False color atomic force micrograph of a quantum dot
consisting of an etched-defined 2DEG channel, a 2DEG side
gate in the same plane as the channel, and metal Schottky
gates extending from the etched region up and across the
channel. A negative voltage is applied to the top gates to
locally deplete the 2DEG and form a quantum dot between
the gates. The potential of the dot can be modulated by the
side gate.
for Devices A and B respectively, as confirmed by atomic
force microscopy. A single side gate about 300 nm from
the channel is patterned into the heterostructure in the
same lithographic and etching step. The 2DEG in this
lateral gate is electrically isolated from the 2DEG in the
channel, and its capacitive coupling can be used to mod-
ulate the potential of the electrons in the quantum dot.
Metal top gates are formed by a second e-beam lithog-
raphy step followed by evaporation of 80 nm of Pd and
liftoff. The gates are patterned with an active top-gate
area of 100 nm by 800 nm and are carefully aligned to
within 20 nm such that the gate just extends across the
top of the channel. Contact pads and wires are also
formed in this step in the etched regions and extend up
the side of the channel to the gates.
The Schottky gates are characterized by measuring the
change in resistance through the channel of each device
along with the leakage current from the gate as the volt-
age (Vtg) on a single top gate is varied (Fig. 2). The
leakage current of Device A is small (< 15 pA) down to
an applied voltage of −1.4 V. In this working range, the
resistance through the channel increases from its value at
Vtg = 0 by 6 kΩ. However the resistance through each
lead should be greater than h/e2 = 26 kΩ when used to
define the quantum dot.
Device B exhibits a much greater working range, with
minimal leakage current (< 10 pA) out to −5 V - more
than 3 times greater than Device A - such that a tun-
neling resistance of 28 kΩ is achieved between the two
sides of the channel. The only difference in the fabri-
cation of the two devices is the deeper etch depth for
Device B. Previous work suggests that sidewall deple-
tion increases with etch depth in similarly etched Si/SiGe
2DEG wires25 - a trend we have observed as well. This
wider depletion zone associated with the deeper etch may
provide better insulation of the metal electrodes from the
active 2DEG of the channel.
In the case that the leakage current is still a limiting
factor (as in Device A) the back gate can be employed to
tune the carrier density in the device such that the nec-
essary resistance through the leads is achieved within the
working range of the top gates. The carrier density de-
creases with a negative voltage applied to the back gate
(Vbg) and the resistance of the whole device - includ-
ing the leads - is increased. Since we do not know the
lead resistance separate from the rest of the device, we
again measure the increase in resistance induced by a top
gate. Because the resistance is inversely proportional to
the density, the resistance increases more rapidly given a
lower carrier density in the channel as the voltage on the
top gate is varied (inset of Fig. 2). The third data set in
figure 2 shows that, with Vbg = −5 V, an increase in re-
sistance of 25 kΩ is observed in Device A as the top-gate
voltage is varied from 0 V to −1.4 V. Voltages on the
back gate down to −7 V are applied to achieve changes
in resistance due to the top gate as high as 80 kΩ.
The confining characteristics of the top gates are fur-
ther demonstrated by putting both leads of a device into
FIG. 2: (a) As the voltage is varied on a single top gate,
the leakage current is minimal out to -1.4 V for Device A
and -5 V for the deeper-etched Device B. (b) The change in
resistance through the channel from Vtg = 0 V within this low-
leakage working range. For Device A, an increase in resistance
greater than the h/e2 necessary for quantum confinement is
achieved only after a backgate is used to lower the carrier
concentration in the channel. Inset: The change in density as
the top gate voltage is varied is the same with and without
a negative voltage applied to the back gate. However, the
change in resistance (∆Rbg) is greater at the lower initial
density induced by the back gate than with no back gate
voltage applied (∆R).
3FIG. 3: (a) Current through the dot as the drain-source bias
across the dot is varied. The width of the zero-conductace
plateau about Vds = 0 corresponds to a charging energy of
800 µV. (b) Conductance measurement through the dot as
the voltage on the lateral 2DEG gate is varied. Oscillations
are observed indicating that the charge on the dot has changed
by one electron between minima. Two regimes of the dot are
shown: (i) At Vsg < 0.3 V, the electrons in the dot are well
isolated from the leads such that the conductance goes to zero
between peaks. (ii) For Vsg > 0.3 V, the side gate has opened
up the leads such that the dot is better coupled to the leads;
the peaks are broadened and the conduction does not go to
zero between peaks even when the background is removed.
(c) A single conductance peak as the temperature is varied.
The peak is indistinguishable from the background at 10 K,
in good agreement with the measured charging energy of the
dot.
the tunneling regime. A quantum dot is formed in the
undepleted region between the gates, with side-wall con-
finement provided by the surface depletion from the etch-
ing. Conductance through the channel is blockaded for
source-drain biases (Vds) in the range −1 mV < Vds <
0.6 mV as shown in Fig. 3. Assuming a disc geometry,
this gives a dot diameter of 470 nm with about 700 elec-
trons in the dot with the back gate grounded.
The etch-defined lateral gate can be used to modulate
the potential in the dot such that conductance oscilla-
tions are observed (Fig. 3). As the voltage on the side
gate (Vsg) is increased, the number of electrons in the
dot increases by one with each oscillation. However, the
large separation between the dot and the side gate pro-
duces a non-proximal capacitive coupling, which also af-
fects the tunnel barriers. For Vsg > 0.3 V, the side gate
voltage decreases the resistance in the leads such that fi-
nite background conductance is observed. Conductance
oscillations continue to be observed, however, indicat-
ing that electrons are still bound in the dot between the
leads. The conductance between the leads no longer goes
to zero even with the background removed, suggesting
that the tunnel coupling of the dot to the source and
drain leads has increased.26 The peak spacing with Vsg
is about 280 mV, giving a capacitive coupling of 0.57 aF
that is similar to the coupling observed for lateral 2DEG
gates used to modulate purely etch-defined dots.12 These
oscillations are observable up to about 10 K or 830 µeV
(Fig. 3), consistent with the charging energy calculated
from the Coulomb blockade.
In conclusion, we have shown that low-leakage Schot-
tky top gates can be implemented in Si/SiGe heterostruc-
tures over a large working range in voltage, produc-
ing tunnel barriers and quantum dots in the underly-
ing 2DEG. In one device, an additional back gate was
needed to achieve tunneling behavior within the work-
ing range of the top gates. We anticipate that such back
gates will become common features of silicon quantum
devices, in analogy with III-V devices. In a second de-
vice with deeper etching, a much larger working range
was observed, increasing the resistance into the tunnel-
ing regime even without a back gate. In future work, we
believe that optimization of etch depths together with
sidewall passivation or gate oxides could achieve better
isolation results than either process alone. Quantum dots
were achieved in both our devices, with tunable Schot-
tky barriers. In addition to Schottky gates, the dots also
utilize 2DEG side gates, demonstrating the compatibility
of the two techniques. For proximal control of individual
dots, we expect that Schottky plunger gates will replace
side gates, allowing for much smaller dots as well as mul-
tiple coupled dots.
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